

REMARKS

Claims 1, 3-7, 9, 11-19, 21, 23 and 25 were pending in the application. Claims 1 and 14 have been amended. Claims 1, 3-7, 9, 11-19, 21, 23 and 25 remain pending in the application.

35 U.S.C. § 112 Rejections:

Claims 1, 3-7, 9, 11-19, 21, 23 and 25 were rejected under 35 U.S.C. § 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter applicant regards as the invention. Applicant submits the amendments to claims 1 and 14 (which are in accordance with the Examiner's suggestions) overcome the § 112 rejections.

35 U.S.C. § 103 Rejection:

Claims 1, 3-7, 9, 11-19, 21, 23 and 25 were rejected under 35 U.S.C. § 103(a) as being unpatentable over Sartore, U.S. Patent 6,012,103 in view of Clarke, U.S. Patent 4,916,692 and in further view of Pohlman, U.S. Patent 4,112,490. Applicant respectfully traverses this rejection.

The cited references, taken singly or in combination, do not teach or suggest all of the elements of the independent claims. The teachings of Sartore and Clarke were presented in the previous office action response. Pohlman teaches a data transfer apparatus fabricated by multiplexing at least a portion of the address of the peripherals on the data bus. Data transfer is simplified by adopting identical control timing for the read and write cycles, setting up address and data information early within a cycle and synchronizing the output of such information on the output busses coupled to the peripherals. Data transfer control signals may be encoded to simplify read and write input/output and memory operations.

Independent claim 1 recites, in pertinent part:

“reading configuration information from the peripheral device, wherein the configuration information includes device identification information, wherein said reading is performed over a serial side bus, wherein the serial side bus is separate from the peripheral bus, wherein the serial side bus is coupled to the host controller and the peripheral device”.

Independent claim 14 recites a similar combination of features.

In the office action, the Examiner states that Sartore in view of Clarke does not expressly disclose that a method or computer system wherein a serial side bus is separate from the peripheral bus. The Examiner states that Pohlman teaches a serial side bus separate from a peripheral bus in Fig. 1, items 48 and 50, Fig. 2 items 48 and 50, and Column 5, lines 48-59. Applicant respectfully disagrees with this characterization. In Fig.1 and Fig. 2 of Pohlman, as well as the text cited by the Examiner, item 48 is characterized as an address bus, while item 50 is characterized as an address/data bus. Nowhere in the text cited by the Examiner are address bus 48 or address/data bus 50 characterized as serial buses, as being configured to read configuration information from a peripheral device, or as being coupled to a host controller and a peripheral device. Furthermore, Column 5, lines 49-51 of Pohlman states:

“The eight most significant bits of the memory address, as described below, are provided on address bus 48. The lower eight bits of the memory address or input/output address will appear on a multiplexed address/data bus 50.”
(Emphasis added).

Applicant submits that the citation above suggests that address bus 48 and address/data bus 50 as taught by Pohlman are actually parallel buses. Accordingly, Applicant submits that Pohlman does not teach or suggest a serial side bus as recited in the independent claims, and further submits that there is no teaching in any of the cited references, of a serial side bus as recited in the independent claims. For at least these reasons, Applicant

submits that a case of obviousness has not been established and thus respectfully requests removal of the 35 U.S.C. § 103(a) rejection.

CONCLUSION


Applicant submits the application is in condition for allowance, and an early notice to that effect is requested.

If any extensions of time (under 37 C.F.R. § 1.136) are necessary to prevent the above referenced application(s) from becoming abandoned, Applicant(s) hereby petition for such extensions. If any fees are due, the Commissioner is authorized to charge said fees to Meyertons, Hood, Kivlin, Kowert, & Goetzel, P.C. Deposit Account No. 501505/5500-58300/BNK.

Also enclosed herewith are the following items:

☒ Return Receipt Postcard

Respectfully submitted,



Erik A. Neter
Reg. No. 50,652
AGENT FOR APPLICANT(S)

Meyertons, Hood, Kivlin, Kowert, & Goetzel, P.C.
P.O. Box 398
Austin, TX 78767-0398
Phone: (512) 853-8800

Date: 1/18/05